A Framework for Testing Special-Purpose Memories

Piotr R. Sidorowicz and Janusz A. Brzozowski

***Abstract*—Current memory testing methods rely on fault models that are inadequate to accurately represent potential defects that occur in modern, often specialized, memories. To remedy this, the authors present a formal framework for modeling and testing special-purpose memories. Their approach uses three models: the transistor circuit, the event-sequence model, and finite-state machines. The methodology is explained using the example of a content-addressable memory (CAM). The fault model they describe comprises input stuck-at, transistor, and bridging faults. The authors show that functional tests can reliably detect all input stuck-at faults, most transistor faults (including all stuck-open faults), and about 50% of bridging faults. The remaining faults are detectable by parametric tests. A test of length $7n + 2l + 9$ that detects all the reliably testable faults in an n-word by l-bit CAM is presented. A CAM test by Giles & Hunter is evaluated with respect to the input stuck-at faults. It is shown that this test fails to detect certain faults; it can be modified to achieve full coverage at the cost of increased length.**

***Index Terms*—Associative memory, circuit analysis, CMOS memory integrated circuits, failure analysis, finite state machines, memory testing.**

I. Introduction

MEMORY circuits constitute a large part of integrated circuit production. High bit densities of modern memory chips render them particularly prone to failure, thus magnifying the need for thorough testing methods that are efficient enough to be economically justifiable.

As technologies and cell designs change and as the circuits become smaller, it is no longer clear whether fault models designed some ten years ago are still applicable to the memories of today. This is particularly true for special-purpose memories that incorporate additional nonstandard circuitry. Although new tests for these memories are being developed [4], the approach taken is still rather *ad hoc* and results in a number of highly abstract fault models, detached from the design and the technology for which they were intended.

In this paper, we establish simple formal fault models for specific memory cell designs. As a representative of a special-purpose memory we choose a content-addressable memory (CAM), a word-oriented storage device that is being utilized increasingly often in digital designs for its parallel search capabilities. CAMs are usually found embedded in various high performance application-specific integrated circuits (ASICs).

We introduce our framework by applying it to a transistor circuit of a static CMOS CAM cell utilized in telecommunication ASICs [5]. We consider faults at the transistor circuit level, namely line or node stuck-at faults, transistor stuck-(on/open) faults, and (resistive/hard) bridging faults. For each of these faults we derive a finite-state machine (FSM) model and then use the FSM model to derive tests. We show that only a fraction of the faults that can occur in the CAM cell correspond to the well-established fault types such as *cell stuck-at* faults. This shows a benefit of our approach.

Our fault model provides a formal foundation for determining shortest test sequences for various faults in the model. It also provides a basis for comparisons among methods currently used for testing CAMs in terms of coverage of faults that are specific to a particular CAM cell circuit design.

The remainder of this paper is organized as follows: Section II discusses fault modeling for memories. An outline of our framework is given in Section III. Content-addressable memories are briefly discussed in Section IV. In Section V, we develop our model for a fault-free CAM. The models of faulty CAMs are the topic of Section VI. Fault detectability results are summarized in Section VII. Test generation is described in Section VIII. Section IX illustrates the use of our methodology in test evaluation. Section X contains some concluding remarks.

II. Memory Fault Modeling

Detailed discussions of memory fault modeling techniques have been presented in the comprehensive studies of [6], [7]. Defects in memory circuits can be partitioned into two categories: global and local. Global defects are often related to the manufacturing process and affect a large area of a wafer; they are readily detectable by parametric tests. Local or *spot* defects, such as dust particles on the chip or gate oxide pinholes, manifest themselves mostly as *functional* faults. They are interpreted at the layout level as broken wires, shorts between wires, missing contacts, extra contacts, and newly created transistors.

The following high-level fault models have been often used in the past [6], [7]: cell stuck-at fault, cell stuck-open fault, multiple-cell access fault, data retention fault, coupling fault, transition fault (static memories only), and pattern-sensitivity fault (dynamic memories only).

With the development of special-purpose memories, such as multiport-RAMs, CAMs, and FLASH memories, the number of fault models is growing at an alarming rate [4], [6], [8], [9]. Many of these models fail to specify the design details and the underlying technology (Bipolar, NMOS, CMOS, BiCMOS) of

Manuscript received April 11, 2000; revised April 23, 2001 and October 25, 2001. This research was supported by the Natural Sciences and Engineering Research Council of Canada under grant OGP0000871. This work was completed while the first author was at the University of Waterloo. This paper was presented in part at *IEEE Workshop on Memory Technology, Design and Testing*, San Jose, CA, 1999, *IEEE VLSI Test Symposium*, April 1998, and *IEEE Workshop on Memory Technology Design And Testing*, August 1998. This paper was recommended by Associate Editor R. Aitken.

P. R. Sidorowicz is with the Maveric Solutions, Ottawa, ON, K1Z 8M2 Canada (e-mail: prsidoro@mavericsolutions.ca).

J. A. Brzozowski is with the School of Computer Science, University of Waterloo, Waterloo, ON, N2L 3G1 Canada (e-mail: brzozo@uwaterloo.ca).

Digital Object Identifier 10.1109/TCAD.2002.804375

the circuit for which they were designed. Consequently, tests designed to detect faults for a given fault model may not apply to functionally similar memories designed in another technology. To remedy this situation, we pay attention to application-specific aspects of the design. In particular, we choose to identify faults at the transistor level; this is a compromise between poor accuracy of a higher level model and unmanageable complexity of lower level models. We then systematically construct FSM models from the transistor models, and develop functional tests for the FSM fault model.

III. Outline of Methodology

In this section we present a brief outline of our formal framework for modeling and testing memories. Our framework can be split into three distinct processes: *fault model derivation*, *test generation*, and *test evaluation*. These processes are outlined as follows.

Fault Model Derivation consists of three consecutive steps of increasing level of abstraction:

1) Transistor Circuit Analysis

In a fault-free circuit, the sequence of voltage changes is well known for each operation. After determining the defects to be modeled, we introduce simple faults into the cell's transistor circuit (e.g., input stuck-at faults, transistor stuck-(on/open) faults, etc.). Changes in the behavior of the cell resulting from these faults are then recorded.

2) Event-Sequence Model

This is a low-level discrete model. Using the transistor circuit analysis, we describe the behavior of the cell during each operation in terms of logic states. Voltage changes are modeled as transitions between states; these transitions are referred to as *events*.

3) Finite-State Machine Model

We adopt a formalism developed by Brzozowski and Jürgensen [10] for sequential circuit testing and diagnosis. The FSM model is a higher level model. It describes the behavior of a cell in terms of cell operations. Each operation, consisting of several events, is treated as a transition in a finite-state machine. Metastability is handled by introducing state I which represents the loss of information about the current state of the cell.

Test Generation is done at the FSM level, and also consists of three consecutive steps.

1) Generation of *elementary* tests that detect individual faults in a cell. This is accomplished by a search for the shortest distinguishing sequences of operations between the good and faulty FSMs.
2) Development of a test that detects all testable faults in a single cell. This test has to contain all elementary tests.
3) Extension of this test to an array of cells, accounting for design-specific functionality and *dependently testable*[1] faults.

Test Evaluation is a process of establishing fault coverage. It is, in essence, the test generation process in reverse.

[1]A fault is dependently testable when its detectability requires the use of another cell during testing. More details are given in Section VIII-A.



Fig. 1. CAM: a block diagram.

1) Representation of the test from the perspective of an arbitrary single cell in the array.
2) Verification of the existence of elementary tests in the above representation.
3) Verification of detection of dependently testable faults.

IV. Content-Addressable Memories

In a typical RAM, stored data is accessed by specifying the *address* of the location in memory where data resides. A CAM, on the other hand, can indicate the locations of data words that match a particular bit pattern, called a *search key*. This is accomplished by performing a simultaneous comparison of all memory locations with the search key.

Although general purpose CAM designs have been investigated [8], most CAMs manufactured today can be found in custom designs, often embedded in larger circuits. Many application-specific CAM configurations have been reported [5], [12]–[22]. The most significant functional differences among these configurations include the accessibility by address as well as content, match-and-update, resolution of multiple hits, synchronous or asynchronous operation, etc., resulting in diverse implementations of the CAM's peripheral circuitry. However, the design of the storage element of a core cell, in most cases [5], [11]–[14], [16], [20], [21], [23] is similar and consists of a cross-coupled inverter circuit, such as those found in static RAMs (SRAMs). Different designs of the core cell's comparison circuitry represent attempts to address various electrical pitfalls such as data-dependent bit-line loads or charge-sharing problems [24].

Notable exceptions to the static CAM schema are dynamic implementations of the core cell [25]–[28]. They are more complex than those of a typical high-density dynamic RAM, due to the necessity of charge retention during the simultaneous data comparison process. Like all dynamic memory implementations, these CAMs have to incorporate additional refresh circuitry.

Although most of the CAMs manufactured today are designed for specific applications, they share the same general architecture. A generic architecture of a CAM is depicted in Fig. 1. All CAM implementations consist of the following functional blocks.



Fig. 2. (a) A static CAM cell. (b) Its model.

- **Data and mask register** stores a particular word according to which memory is to be accessed. The ability to mask irrelevant parts is usually provided.
- **Response processing and word access unit** determines the functionality of the CAM. The implementation of this block is the main source of differences among various CAM designs. This block handles resolution of multiple hits and keeps track of unused locations. It often contains an address register for reading and writing in RAM mode.
- **Output data register** incorporates sensing circuitry that holds words picked up from bit lines during a read operation.
- **CAM array**, a homogeneous matrix of core cells which stores the data.
- **Control unit** coordinates the operation of the aforementioned blocks.

V. Fault-Free Models for a CAM Cell

A. Fault-Free Transistor Circuit

A common CMOS implementation of a static CAM cell [5], [13], [21], [24] is depicted in Fig. 2(a). It is composed of a typical six-transistor SRAM cell (*storage section*) and a three-transistor matching circuitry (*comparison section*). "Read" and "write" operations are identical to those in an SRAM cell [29]. Unlike SRAMs, CAMs have one more "write" operation—"write x", which preserves the previous state of the cell. It is used for bit-masking purposes, where only a part of the word is to be overwritten. During a "write x" both bit and $\overline{\mathrm{bit}}$ are driven to high voltage.

The process of searching is unique to the CAM and is performed in the comparison section of the cell. In Fig. 2 this section consists of transistors T_7, T_8, and T_9, a separate pair of differential lines $cbl/\overline{cbl}$ used for performing matching operations, and a match line *ML*. The *ML* line together with transistor T_9 constitute a wired-AND for all the cells in the memory word. This means that *ML* is isolated from ground as long as all the T_9 transistors are not conducting. Transistors T_7 and T_8 implement an XOR function between the *cbl* and $\overline{cbl}$ lines and values stored on the outputs of the inverters. Note that only one of these transistors conducts at any given time. Three operations can be performed: "compare 0", "compare 1" and "compare x" which results in an unconditional match.

All operations are performed by executing sequences of voltage changes on the cell's input lines. These sequences are determined by the memory's control circuitry.

B. Event-Sequence Model

Since no clock signal is supplied to individual cells, a single CAM cell can be viewed as an asynchronous sequential circuit, whose behavior can be modeled by the block diagram of Fig. 2(b).

Since $bit/\overline{\mathrm{bit}}$ lines and *ML* are used for both input and output in the circuit, they are represented by separate variables in the model. For brevity we use b, $\bar{b}$, w, etc., for $bit/\overline{\mathrm{bit}}$, *WL*, etc. Now, b, $\bar{b}$ and m are inputs, and $\hat{b}$, $\hat{\bar{b}}$, and $\hat{m}$ are outputs. Although *WL* and $cbl/\overline{cbl}$ are not usually meant to provide any output, monitoring the state of these lines, if possible, might improve the CAM's testability. For this reason, we generalize our model to include these lines: w, c, $\bar{c}$ for input, and $\hat{w}$, $\hat{c}$, $\hat{\bar{c}}$ for output.

The total state of the cell is defined by the values present on the input and output lines of the cell, and by its internal state s. It is represented by the 13-tuple

$$C_T = \left(w, b, \bar{b}, c, \bar{c}, m, s, \hat{w}, \hat{b}, \hat{\bar{b}}, \hat{c}, \hat{\bar{c}}, \hat{m}\right).$$

However, it turns out that in the correct cell, as well as in the presence of the considered faults, the output values are identical to those of the inputs; hence, we omit them for simplicity. The "reduced" total state is symbolically represented by $C = w\, b\bar{b}\, c\bar{c}\, m \cdot s$, where the input variables have been separated by spaces to show their functional separation and the symbol $\cdot$ has been inserted to separate the input variables from the internal state.

The domain of each variable in state C is the set $Y = \{0, 1, \tilde{0}, \tilde{1}\}$. The values 0 and 1 represent lines driven to the logic values 0 and 1 respectively, while $\tilde{0}$ and $\tilde{1}$ denote lines that were first discharged and then isolated (*floated low*) or precharged and then isolated (*floated high*). The CAM cell has two possible initial total states: $C = 0\ 11\ 00\ 1 \cdot 0$ and $C = 0\ 11\ 00\ 1 \cdot 1$.

Example: "Write 0" operation from state $s = 1$.

1) When the cell is in state 1, and no operations take place, the state of all the input lines is as follows: w, c and $\bar{c}$ are driven to ground, b, $\bar{b}$, and m are driven to V_{cc}. Node s is at V_{cc} by assumption.

TABLE I
READ, WRITE, AND COMPARE OPERATIONS IN A FAULT-FREE CAM CELL

Read operations		
Description	$(s=0)$ $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	$(s=1)$ $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$
initial state	0 11 00 1·0	0 11 00 1·1
float $b/\bar{b}$	0 $\bar{1}\bar{1}$ 00 1·0	0 $\bar{1}\bar{1}$ 00 1·1
raise w	1 $\bar{1}\bar{1}$ 00 1·0	1 $\bar{1}\bar{1}$ 00 1·1
b or $\bar{b}$ discharges *	1 0$\bar{1}$ 00 1·0	1 $\bar{1}$0 00 1·1
read $b/\bar{b}$ & lower w	0 $\bar{0}\bar{1}$ 00 1·0	0 $\bar{1}\bar{0}$ 00 1·1
raise $b/\bar{b}$	0 11 00 1·0	0 11 00 1·1

Write operations						
	$(s=0)$			$(s=1)$		
Description	w_0 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	w_1 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	$w_\times$ $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	w_0 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	w_1 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	$w_\times$ $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$
initial state	0 11 00 1·0	0 11 00 1·0	0 11 00 1·0	0 11 00 1·1	0 11 00 1·1	0 11 00 1·1
set $b/\bar{b}$	0 01 00 1·0	0 10 00 1·0	0 11 00 1·0	0 01 00 1·1	0 10 00 1·1	0 11 00 1·1
raise w	1 01 00 1·0	1 10 00 1·0	1 11 00 1·0	1 01 00 1·1	1 10 00 1·1	1 11 00 1·1
new state	1 01 00 1·0	1 10 00 1·1	1 11 00 1·0	1 01 00 1·0	1 10 00 1·1	1 11 00 1·1
lower w	0 01 00 1·0	0 10 00 1·1	0 11 00 1·0	0 01 00 1·0	0 10 00 1·1	0 11 00 1·1
raise $b/\bar{b}$	0 11 00 1·0	0 11 00 1·1	0 11 00 1·0	0 11 00 1·0	0 11 00 1·1	0 11 00 1·1

Compare operations						
	$(s=0)$			$(s=1)$		
Description	c_0 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	c_1 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	$c_\times$ $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	c_0 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	c_1 $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$	$c_\times$ $w\ b\bar{b}\ c\bar{c}\ m{\cdot}s$
initial state	0 11 00 1·0	0 11 00 1·0	0 11 00 1·0	0 11 00 1·1	0 11 00 1·1	0 11 00 1·1
float m	0 11 00 $\bar{1}$·0	0 11 00 $\bar{1}$·0	0 11 00 $\bar{1}$·0	0 11 00 $\bar{1}$·1	0 11 00 $\bar{1}$·1	0 11 00 $\bar{1}$·1
set $c/\bar{c}$	0 11 01 $\bar{1}$·0	0 11 10 $\bar{1}$·0	0 11 00 $\bar{1}$·0	0 11 01 $\bar{1}$·1	0 11 10 $\bar{1}$·1	0 11 00 $\bar{1}$·1
m discharges	0 11 01 $\bar{1}$·0	0 11 10 0·0	0 11 00 $\bar{1}$·0	0 11 01 0·1	0 11 10 $\bar{1}$·1	0 11 00 $\bar{1}$·1
read m & ground $c/\bar{c}$	0 11 00 $\bar{1}$·0	0 11 00 $\bar{0}$·0	0 11 00 $\bar{1}$·0	0 11 00 $\bar{0}$·1	0 11 00 $\bar{1}$·1	0 11 00 $\bar{1}$·1
raise m	0 11 00 1·0	0 11 00 1·0	0 11 00 1·0	0 11 00 1·1	0 11 00 1·1	0 11 00 1·1

*There is a connection from b to V_{dd} when $s = 0$ and from $\bar{b}$ to V_{dd} when $s = 1$. But this connection is through a weak p-transistor and an n-transistor, and drivers for the $b/\bar{b}$ are not used. Hence, we still represent these cases as floating values.

2) The execution of "write 0" begins by driving b to ground. This establishes a 0 on the differential $b/\bar{b}$ lines.
3) Next, w is driven to V_{cc}. This connects the $b/\bar{b}$ lines with $s/\bar{s}$ nodes.
4) As a result, s is driven (through b) to ground, and $\bar{s}$ (through $\bar{b}$) to V_{cc}. Thus transistors T_1 and T_4 conduct, and T_2 and T_3 do not conduct. At this time the cell changes state.
5) Line w is driven to ground; this disconnects $b/\bar{b}$ from $s/\bar{s}$.
6) Lastly, both b and $\bar{b}$ are driven to V_{cc}.

We translate this process into the corresponding event sequence. By events we mean changes in the value of the total state C:

1) Initial state of the cell: $0\ 11\ 00\ 1 \cdot 1$.
2) First, b is lowered: $0\ 01\ 00\ 1 \cdot 1$.
3) Then, w is raised: $1\ 01\ 00\ 1 \cdot 1$.
4) As a result, the state s changes: $1\ 01\ 00\ 1 \cdot 0$.
5) Next, w is lowered: $0\ 01\ 00\ 1 \cdot 0$.
6) Finally, both b and $\bar{b}$ are raised: $0\ 11\ 00\ 1 \cdot 0$.

We have performed a similar analysis for each CAM operation. The behavior of a cell is represented by sequences of events that take place during the seven operations as shown in Table I. The occurrences of these events are ordered from top to bottom. Note that each operation starts in (top entry) and returns to (bottom entry) an initial state.

It should be noted that the analyses presented in Table I are done under the assumption that operations occur one at a time. However, "compare" operations utilize a separate set of differential lines and thus some concurrent executions are feasible. For example, a "compare" operation can be performed in parallel with a "read" operation, but it cannot be performed until a "write" operation is completed. Modeling concurrent operations is an open research topic.

C. FSM Model

Most testing algorithms utilize sequences of "read," "write," and "compare" operations as input and observe the resulting output; the behavior of a cell is often depicted as an FSM. Accordingly, we introduce an FSM model of a CAM cell.



Fig. 3. (a) Simplified behavioral model. (b) Behavior of a fault-free cell.

Our FSM model is derived from the event-sequence model of Section V-B. The example in the preceding section described the obvious: that a "write 0" operation on a fault-free CAM cell in state 1 will result in a state change to 0. The significance of the event-sequence model, however, is the step-by-step description of how operations are implemented; this design-specific information is lost in the FSM model. This will become clearer when we consider faulty cells.

We represent the behavior of a fault-free CAM cell as a simplified block diagram, which is shown in Fig. 3(a). The input x of this FSM comprises all seven operations of a CAM cell, and the output y comprises the responses to these operations without regard to the output's origin, i.e., the $bit/\overline{\text{bit}}$ lines or *ML*. State s represents the value stored by the cell. Formally, a *fault-free CAM cell* is a Mealy automaton

$$M = (Q, X, Y, \delta, \lambda)$$

where $Q = \{0, 1\}$ is the set of states, $X = \{r, w_0, w_1, w_\times, c_0, c_1, c_\times\}$ is the set of input symbols, $Y = \{0, 1, \$\}$ is the set of output symbols, where $\$$ is a formal symbol denoting lack of output during "write" operations, and the transition function δ and the output function λ are defined by

$$\delta(q, x) = \begin{cases} 0, & \text{if } x = w_0, \\ 1, & \text{if } x = w_1, \\ q, & \text{otherwise} \end{cases}$$

and

$$\lambda(q, x) = \begin{cases} q, & \text{if } x = r, \\ 1, & \text{if } x = c_p \text{ and } q = p, \\ 0, & \text{if } x = c_p \text{ and } q \neq p, \\ 1, & \text{if } x = c_\times, \\ \$, & \text{otherwise.} \end{cases}$$

This automaton is depicted in Fig. 3(b), where the symbol $\$$ has been omitted for clarity.

Example: For "write 0" in state 1, $\delta(1, w_0) = 0$ and $\lambda(1, w_0) = \$$. For "compare 0" in state 1, $\delta(1, c_0) = 1$ and $\lambda(1, c_0) = 0$.

VI. FAULTY CAM

In this section, we study CAM faults at the transistor level and derive event-sequence and FSM models for these faults, paralleling the steps we used in the fault-free case.

In some faulty circuits the state of the cell may be neither 0 nor 1, but some intermediate voltage. Such a state may be metastable, meaning that this state will eventually resolve itself to either 0 or 1, though the exact outcome and the time of that outcome cannot be determined. To take care of this situation, we introduce the indeterminate state I. State I can be interpreted in two ways. From an "asynchronous" point of view it represents a temporary state where the cell holds some indeterminate logic value. This interpretation is important due to the possibility of simultaneous operations in this type of CAM. From the "synchronous" perspective it represents the loss of information regarding the current state of the cell due to the nondeterministic resolution of a metastable state. We also use I as an output symbol representing an intermediate logic value, which is caused in a faulty CMOS circuit when both pull-up and pull-down transistors simultaneously conduct. The FSM model of the previous section in now modified as follows. The (faulty) set of states Q' is $Q \cup \{I\}$, and the (faulty) set of output symbols Y' is $Y \cup \{I\}$.

We have studied the following transistor-level fault types for CAMs: input stuck-at, state stuck-at, transistor stuck-(on/open), and bridging. Some of these faults resemble well-known faults, such as cell stuck-at, transition, and coupling faults. However, many of the faults analyzed have a distinct behavior and do not cleanly fit these categories. Several examples of transistor-level CAM faults and the corresponding fault models are given below.

A. Input Stuck-at Fault

Consider the operation "write 0" applied to a CAM cell in state 1 in the presence of the $\overline{b}$-sa-0 fault. We first analyze the faulty transistor circuit.

1) When the faulty cell is in state 1 and no operations take place, the state of all the input lines is as follows: w, c, $\overline{c}$, and $\overline{b}$ (because of the defect) are driven to ground, b, m, and s are driven to V_{cc}.
2) The execution of "write 0" begins by driving b to ground. Note that now both b and $\overline{b}$ are grounded.
3) Next w is driven to V_{cc}. This connects the $b/\overline{b}$ with $s/\overline{s}$ nodes.
4) Since both b and $\overline{b}$ are grounded, so are s and $\overline{s}$. The weak pull-up transistors, T_3 and T_4, conduct.
5) Now w is driven to ground. At this point the cell is metastable.
6) Lastly, b is driven to V_{cc}, but $\overline{b}$ remains grounded because of the defect.

We translate this transistor-level analysis into the corresponding event sequence model, which is shown in Fig. 4(a), along with the fault-free sequence. Erroneous values are indicated in boldface. Note that, although in the faulty cell s eventually becomes either 0 or 1, from a testing perspective the state remains unknown and hence has the value I.

The event sequence tells us that the transition from state 1 in the presence of $\overline{b}$-sa-0 fault is to an indeterminate state I. Thus in the FSM model, we introduce the transition from state 1 to state I under input w_0. We repeat this analysis for all the other operations. The complete FSM for this fault is given in Fig. 4(b).

Write 0 operation ($s = 1$)		
	Correct	$\overline{b}$-*sa-0*
Description	$w\ b\overline{b}\ c\overline{c}\ m \cdot s$	$w\ b\overline{b}\ c\overline{c}\ m \cdot s$
initial state	0 11 00 1·1	0 1**0** 00 1·1
set $b/\overline{b}$	0 01 00 1·1	0 0**0** 00 1·1
raise w	1 01 00 1·1	1 0**0** 00 1·1
new state	1 01 00 1·0	1 0**0** 00 1·**I**
lower w	0 01 00 1·0	0 0**0** 00 1·**I**
raise $b/\overline{b}$	0 11 00 1·0	0 1**0** 00 1·**I**

(a)



(b)

Fig. 4. Faulty cell behavior ($\overline{b}$-sa-0): (a) w_0 when $s = 1$ and (b) FSM.

B. Transistor Fault

Consider the operation "compare 1" applied to a CAM cell in state 1 in the presence of the T_7-*on* fault.

1) When the faulty cell is in state 1 and no operations take place, the state of all the input lines is as follows: w, c, $\overline{c}$ are driven to ground, and b, $\overline{b}$, m, and s are driven to V_{cc}. Note that both the defective transistor T_7 and transistor T_8 conduct.
2) The execution of "compare 1" begins by isolating m from V_{cc}. Line m carries a charge equal to V_{cc}.
3) Then, c is driven to V_{cc}; this establishes a 1 on the differential $c/\overline{c}$ lines.
4) The conducting transistors T_7 and T_8 act as a voltage divider. As a result, the voltage on the gate of T_9 rises high enough to discharge m.
5) The discharged m is read as a mismatch. At the same time both c and $\overline{c}$ are driven to ground.
6) Lastly, m is driven back to V_{cc}.

We translate this process into the event sequence shown in Fig. 5(a). This sequence shows that the transition from state 1 is back to state 1 and the output is $m = 0$. In the FSM model this sequence is depicted as a transition from state 1 to state 1 under input c_0 and output 0. All other operations have been analyzed in the same manner. The FSM for this fault is given in Fig. 5(b).

C. Bridging Fault

Consider the operation "compare 1" applied to a CAM cell in state 0 in the presence of the c-$\overline{c}$-hrd fault. This fault represents a nonresistive bridge (a short) between lines c and $\overline{c}$.

1) When the faulty cell is in state 0 and no operations take place, the state of all the input lines is as follows: w, c, $\overline{c}$ are driven to ground and b, $\overline{b}$, and m are driven to V_{cc}. Node s is driven to ground.
2) The execution of "compare 1" begins by isolating m from V_{cc}. Line m carries a charge equal to V_{cc}.

Compare 1 operation ($s = 1$)		
Description	Correct $w\ b\bar{b}\ c\bar{c}\ m \cdot s$	T_7-*on* $w\ b\bar{b}\ c\bar{c}\ m \cdot s$
initial state	0 11 00 1·1	0 11 00 1·1
float m	0 11 00 $\tilde{1}$·1	0 11 00 $\tilde{1}$·1
set $c/\bar{c}$	0 11 10 $\tilde{1}$·1	0 11 10 $\tilde{1}$·1
m discharges	0 11 10 $\tilde{1}$·1	0 11 10 **0**·1
read m & ground $c/\bar{c}$	0 11 00 $\tilde{1}$·1	0 11 00 **0**·1
raise m	0 11 00 1·1	0 11 00 1·1

(a)



(b)

Fig. 5. Faulty cell behavior T_7-*on*: (a) c_1 when $s = 1$ and (b) FSM.

Compare 1 operation ($s = 0$)		
Description	Correct $w\ b\bar{b}\ c\bar{c}\ m \cdot s$	c-$\bar{c}$-*hrd* $w\ b\bar{b}\ c\bar{c}\ m \cdot s$
initial state	0 11 00 1·0	0 11 00 1·0
float m	0 11 00 $\tilde{1}$·0	0 11 00 $\tilde{1}$·0
set $c/\bar{c}$	0 11 10 $\tilde{1}$·0	0 11 **00** $\tilde{1}$·0
m discharges	0 11 10 0·0	0 11 **00** $\tilde{\mathbf{1}}$·0
read m & ground $c/\bar{c}$	0 11 00 0·0	0 11 00 $\tilde{\mathbf{1}}$·0
raise m	0 11 00 1·0	0 11 00 1·0

(a)



(b)

Fig. 6. Faulty cell behavior c-$\bar{c}$-hrd: (a) c_1 when $s = 0$ and (b) FSM.

3) Then c is driven to V_{cc}; however, due to the short between c and $\bar{c}$, c remains grounded.[2]
4) Since both c and $\bar{c}$ remain grounded, T_9 does not conduct, and hence, m does not discharge.
5) Next, m is read as a match. At the same time and c and $\bar{c}$ are driven to ground.
6) Finally, m is is driven back to V_{cc}.

We translate this process into the event sequence shown in Fig. 6(a). This sequence shows that the transition from state 0 is back to state 0 and the output is $m = 1$. In the FSM model this sequence is depicted as a transition from state 0 to state 0 under input c_1 and output 1. All other operations have been analyzed in the same manner. The FSM model for this fault is given in Fig. 6(b).

The process of obtaining FSMs from the transistor circuit analysis is an arduous one. This process, however, needs to be done only once for a given cell design. The result is an accurate representation of faulty cell behaviors in a well-known FSM format. From now on we use only the FSM model.

[2]We assume that pull-down circuitry dominates pull-up circuitry.

TABLE II
SUMMARY OF ELEMENTARY TESTS FOR A CAM

Elementary Test	Faults Detected
$w_1 w_\times c_1$	*b-sa-0*, T_1-*on*, T_2-*open*, T_3-*open*
$w_1 w_0 c_0$	*b-sa-1*, T_6-*open*, *b-w-hrd*
$w_0 w_\times c_0$	$\bar{b}$-*sa-0*, T_1-*open*, T_2-*on*, T_4-*open*
$w_0 w_1 c_1$	$\bar{b}$-*sa-1*, T_5-*open*, $\bar{b}$-*w-hrd*, $\bar{c}$-*m-res*
$w_1 c_1 w_0 c_0$	*w-sa-0*
$w_0 c_1$	*c-sa-0*, T_7-*open*, *b-m-hrd* $\bar{b}$-*m-hrd*, *c*-$\bar{c}$-*hrd*
$w_0 c_0$	*c-sa-1*, *s-sa-1*, $\bar{s}$-*sa-0*, T_5-*on*, T_8-*on*, *c-m-hrd*, *c-m-res*
$w_1 c_0$	$\bar{c}$-*sa-0*, T_8-*open*,
$w_1 c_1$	$\bar{c}$-*sa-1*, *s-sa-0*, $\bar{s}$-*sa-1*, T_6-*on*, T_7-*on*, T_9-*on*, $\bar{c}$-*m-hrd*, *m-w-hrd*, *m-w-res*
$c_1 c_0$	*m-sa-0*, *m-sa-1*, T_9-*open*, *s*-$\bar{s}$-*hrd*
$w_{00} w_{\times 0} c_{00}$	$\bar{b}'$-*b-hrd*
$w_{11} c_{0\times}$	$\bar{c}'$-*c-hrd*



Fig. 7. T_3-*on*—an example of a fault that is not reliably testable.

VII. FAULT DETECTABILITY RESULTS

In this paper, we consider only single faults. We have found FSMs for the following fault types: input line stuck-at, state stuck-at, transistor stuck-(on/open), and bridging. Bridging faults include resistive and nonresistive shorts between input lines or nodes within a cell and between input lines of adjacent cells. These faults constitute our fault model. We have categorized these faults with respect to their detectability by functional tests.

- **Independently testable faults:**
  The faulty FSM is distinguishable from the fault-free FSM. For all such faults we have found short tests, which we call elementary. Elementary tests for the independently testable faults are listed in Table II.
- **Dependently testable faults:**
  The faulty FSM is identical to the fault-free FSM, and hence no test exists; however, the nature of the fault makes the cell vulnerable to change when a different cell is accessed (e.g., w-sa-1 fault). Details are given in Section VIII-A.
- **Faults that are not reliably testable:**
  The faulty FSM differs from the fault-free FSM, but the distinguishing output is I (e.g., T_3-*on* fault, as shown in Fig. 7), or where the faulty FSM is identical to the fault-free FSM (e.g., *b-w-res* fault). These faults require parametric tests (see Table III).

Details on the faulty behaviors of this cell can be found in [30]. A summary of the results is given as follows.

- All input and state stuck-at faults are reliably detectable by functional tests.
- $(2nl/18nl) \times 100\%$ (approx. 11%) of transistor faults are not detectable by functional CAM tests; however, all transistor-open faults that compromise data retention in static

TABLE III
SUMMARY OF FAULTS THAT REQUIRE PARAMETRIC TESTS

Fault Category	Faults
Transistor Faults	T_3-*on*, T_4-*on*
Intra-cell Bridging Faults	*b-b̄-hrd*, *b-b̄-hrd*, *b-b̄-res*, *b-w-res*, *b̄-w-res*, *b-m-res*, *b̄-m-res*, *c-c̄-res*, *c-w-res*, *c̄-w-res*, *s-s̄-res*
Inter-cell Bridging Faults	*b̄′-b-res*, *c̄′-c-res*

memory cells can be reliably detected, due to the enhanced functionality of this type of memory.

- $(9nl+7l-2)/(18nl+8l+2n-4)\times 100\%$ (approx. 50%) of faults in the bridging model are not reliably detectable by functional tests.
- Faults that are not detectable by functional tests cause an increase of I_{DD} or I_{DDQ}; hence, they are detectable through parametric testing.
- "Read" operations are inadequate sources of output for testing static CMOS CAMs; "compare" operations are a more reliable choice.

VIII. TEST GENERATION

Partly with the aid of the OBSERVER[3] program, we have found a test

$$T_{\text{cell}} = w_0 w_1 w_\times c_1 c_0 w_0 w_\times c_0 c_1$$

of length 9 that detects all independently testable faults in a single cell.

This test is then modified into a march test for the n-word by 1-Bit CAM

$$T_{n\text{-}bit} = \left(w_0^i\right)^{\updownarrow} \left(w_1^i w_\times^i c_1\right)^{n\downarrow 1} c_0 \left(w_0^i w_\times^i c_0\right)^{n\downarrow 1} c_1.$$

The notation used here is derived from that of van de Goor [6]; however, we have modified it to account for distinct row-wise and column-wise operations, to provide the ability to identify specific rows, columns, and cells and to make it more compact in order to extend it to word-oriented memories. The symbol $(\,)^{\updownarrow}$ denotes n operations. These can be done in order either from n to 1 or from 1 to n; hence, the $\updownarrow$. The symbol $(\,)^{n\downarrow 1}$ denotes the direction of the march elements: from row n to row 1. This direction is dictated by the priority scheme used in the match line encoder and always follows from the lowest to the highest priority. First, all the words are initialized to 0. Then, in the fault-free CAM, for each $w_1^i w_\times^i$ in a march element, the subsequent c_1 input should produce a value of k: $k = i$. Multiple hits during this test are expected; thus the status of the *multihit* line must be ignored. The mismatching c_0 is performed once per march element, on a CAM uniformly filled with 1s, and should produce a value $k = 0$, indicating a global mismatch. Any hit, i.e., any $k > 0$, indicates a fault. The rest of the test sequence is similar, with 0 and 1 interchanged.

The reader should note that the T_{n-bit} test only detects independently testable faults.

[3]OBSERVER is a program for diagnosing and testing sequential machines. It is based on the theory developed in [10] and was written at the University of Waterloo by Shi; additional features were later added by Kwiatkowski and Sidorowicz.

A. Testing Dependently Testable Faults

As indicated in the previous section, w-sa-1 is a dependently testable fault. Since the FSMs of the faulty and fault-free cell are identical, no elementary test exists. However, this cell is always accessible due to the faulty w; hence, operations on some other fault-free cell will also affect the faulty cell. Since this fault affects all the cells along the faulty w, the second cell must be connected to a different w. The fault can be detected in the following manner.

Assume w^i-sa-1. Since word i is always accessed, a "read" or "write" operation may be applied to two words simultaneously. Note that if the two accessed words contain opposing values, "read" operations will yield unreliable results. A possible test is

$$T_{w\text{-}sa\text{-}1} = \left(w_0^i\right)^{\updownarrow} w_1^n c_1 w_0^n w_1^u c_1$$

where $1 \le i \le n$ and $1 \le u < n$. Initially, 0s are written into every word. If word u is the faulty word, $u \neq n$, then w_1^n will write 1s to both u and n. The first c_1 will generate a multiple hit and the returned value of k will indicate the address of the faulty word, as the faulty word has a higher priority than word n. If word n is the faulty word, then word u is not, so w_0^n restores the initial state of the CAM, w_1^u will write 1 to words u and n, and the second c_1 will generate a multiple hit. Here, the value of k is ignored, as the location of the faulty word is known to be n. Thus, the occurrence of a multiple hit indicates the w-sa-1 fault.

B. Complete Test for n-Word by 1-Bit CAM

To detect both the independently and dependently testable faults in our fault model, we combine $T_{n\text{-}bit}$ with $T_{w\text{-}sa\text{-}1}$

$$\begin{aligned} T_{n\text{-}bit\text{-}compl} = {} & \left(w_0^i\right)^{\updownarrow} \\ & \left(w_1^i w_\times^i c_1\right)^{n\downarrow 1} \\ & c_0 \left(w_0^i w_\times^i c_0\right)^{n\downarrow 1} \\ & c_1 \left(w_1^n c_1 w_0^n w_1^u c_1\right). \end{aligned}$$

We remind the reader that we are using the single-fault assumption. Note that the initial $(w_0^i)^{\updownarrow}$ of the $T_{w\text{-}sa\text{-}1}$ test has been dropped, as the CAM is expected to hold only 0s at the end of $T_{n\text{-}bit}$. Note also that $w_\times$ is not needed in the last part of the test, because the faults which require $w_\times$ would have been detected by the first part of the test.

C. Test for 1-Word by l-Bit CAM

Suppose j is some cell in the l-bit CAM word. During a "compare" operation a mismatch in a single cell j suffices to mismatch the entire word. Most of the identified faults manifest themselves with mismatches and hence can be detected by performing the respective tests on all cells in parallel. The exceptions are: c^j-sa-0, $\bar{c}^j$-sa-0, T_7^j-*open*, T_8^j-*open*, b^j-m-hrd, $\bar{b}^j$-m-hrd, c^j-$\bar{c}^j$-hrd, and $\bar{c}^{(j+1)}$-c^j-hrd.

Detection of each of these faults, where $1 \le j \le l$, is more complex. Their respective tests have a mismatch as a fault-free response and a match as a faulty one; thus, they cannot be applied to all the cells in parallel, as no faulty response would ever be propagated along m. To propagate a faulty response along m, a mismatch must be attempted on each cell j individually,

while simultaneously applying a $c_\times$ to the remaining $l-1$ cells. Let $\times^{j-1}0\times^{l-j}$ be the l-bit word with 0 in position j and $\times$ in every other position. The word $\times^{j-1}1\times^{l-j}$ is similarly defined. The symbol $[c_{\times^{j-1}0\times^{l-j}}]^{\leftrightarrow}$ represents a sequence of l "compare" operations to words of the form $\times^{j-1}0\times^{l-j}$, where j varies from 1 to l or from l to 1. In this manner one c_0 and $(l-1)$ operations $c_\times$ are performed on each cell. Also, each pair of cells undergoes a $c_{0\times}$, necessary for the detection of the $\bar{c}^{(j+1)}$-c^j-hrd faults.

The intercell fault $\bar{c}^{(j+1)}$-c^j-hrd requires a special pattern to be used during a "write" operation. We address this issue by inserting a $w_{\times 0\cdots\times 0}c_{0\ldots0}$ followed by a $w_{0\times\cdots0\times}c_{0\ldots0}$ to detect all possible $\bar{c}^{(j+1)}$-c^j-hrd faults.

The extension of the T_{cell} test to the 1-word by l-bit CAM takes the form

$$\begin{aligned}T_{\text{word}} =& w_{0\ldots0}w_{1\ldots1}w_{\times\cdots\times}c_{1\ldots1}\,[c_{\times^{j-1}0\times^{l-j}}]^{\leftrightarrow}\\ & w_{0\ldots0}w_{\times\cdots\times}c_{0\ldots0}\,[c_{\times^{j-1}1\times^{l-j}}]^{\leftrightarrow}\\ & (w_{\times0\cdots\times0}c_{0\ldots0}w_{0\times\cdots0\times}c_{0\ldots0})\end{aligned}$$

where $w_{0\ldots0}$ denotes the writing of an all-0 word, $w_{\times0\cdots\times0}$ denotes writing 0s to odd bits within a word and masking the even bits, etc.

D. Test for n-Word by l-Bit CAM

The combination of both extensions described above yields the specification for the behavior of a n-word by l-bit CAM.

The following test detects all reliably detectable faults under the input stuck-at, state stuck-at, transistor stuck-(on/open), and bridging fault models

$$\begin{aligned}T_{S\&B} =& \left(w^i_{0\ldots0}\right)^{\updownarrow}\\ & \left(w^i_{1\ldots1}w^i_{\times\cdots\times}c_{1\ldots1}\right)^{n\downarrow1}[c_{\times^{j-1}0\times^{l-j}}]^{\leftrightarrow}\\ & \left(w^i_{0\ldots0}w^i_{\times\cdots\times}c_{0\ldots0}\right)^{n\downarrow1}[c_{\times^{j-1}1\times^{l-j}}]^{\leftrightarrow}\\ & \left(w^n_{\times0\cdots\times0}c_{0\ldots0}w^n_{0\times\cdots0\times}c_{0\ldots0}\right)\\ & \left(w^n_{1\ldots1}c_{1\ldots1}w^n_{0\ldots0}w^u_{1\ldots1}c_{1\ldots1}\right).\end{aligned}$$

This test consists of two parts, analogous to those of the $T_{n\text{-}bit\text{-}compl}$ test. The first part consists of an initialization which sets all words to $0\ldots0$ and two march elements. For a fault-free CAM, each of the march elements should result in n hits with $k=i$, followed by l mismatches at $k=0$. Any other response indicates a fault. In the second part (last two lines), two hits are expected with $k=1$, after which multiple hits are monitored, since they indicate faults.

The $T_{S\&B}$ test consists of $5n+5$ "write" operations and $2n+2l+4$ "compare" operations. Therefore, the length of our test for all the reliably detectable faults in an n-word by l-bit CAM is $7n+2l+9$.

IX. Test Evaluation

Several algorithms for testing CAMs have been reported [2], [5], [9], [31], [32]. The tests in [2], [5], [9], and [31] are applicable to CAM designs which incorporate an explicit word addressing scheme of the type found in conventional RAMs. The test of [32] imposes extra requirements on the addressing scheme which are not available in most CAMs. It also assumes that "read" operations do not affect the state of a cell; this assumption is violated by some faults in our fault model. For these reasons we exclude this test from further consideration.

We show how our framework can be used to determine fault coverage with respect to a particular fault model. We illustrate this by establishing the fault coverage of the test reported by Giles and Hunter [31] with respect to the *input stuck-at* fault model of the CAM circuit of Fig. 2, under the single-fault assumption. Details can be found in [3].

We represent this test using our notation. Since we index the words in our CAM from 1 to n (the former being the top, and the latter the bottom of the CAM array), the value of k written into each word i is equal to $i-1$; $\bar{k}$ denotes the 1's complement of k

$$\begin{aligned}T_{G\&H} =& \left(w^i_k\right)^{1\downarrow n}(c_k)^{n\uparrow1}\\ & \left(w^i_{\bar{k}}\right)^{1\downarrow n}(c_{\bar{k}})^{n\uparrow1}\\ & \left(w^i_k\right)^{n\uparrow1}(c_k)^{1\downarrow n}\\ & \left(w^i_{0\ldots0}\right)^{\updownarrow}[c_{0^{j-1}10^{l-j}}]^{\leftrightarrow}\\ & \left(w^i_{1\ldots1}\right)^{\updownarrow}[c_{1^{j-1}01^{l-j}}]^{\leftrightarrow}.\end{aligned}$$

The $T_{G\&H}$ test is limited to CAM arrays where $n\le 2^l$ in order to ensure that a distinct bit pattern is written into every word of the array. In arrays where $n>2^l$, duplicate bit patterns would be unavoidable. These duplicates would cause multiple hits, thus precluding the verification of individual match lines, and also precluding the detection of the w-sa-1 faults.

For the sake of simplicity, we assume an n-word by l-bit CAM where $n=2^l$. In this manner, the address of word (row index) is used as the unique bit-pattern. Whenever necessary, we comment on CAMs where $n<2^l$, as the unique bit-pattern constraint is also satisfied in this case.

We represent $T_{G\&H}$ from the perspective of an arbitrary cell located at coordinates (i,j) in the array where $1\le i\le n$ and $0\le j\le l-1$. Variable p is a row index (and, coincidentally, the decimal representation of the word content)

$$\begin{aligned}&T^{i,j}_{G\&H}\\ &= w^{i,j}_{((i-1)\operatorname{div}2^j)\bmod2}\ \left[c^j_{(p\operatorname{div}2^j)\bmod2}\right]^0_{p=n-1}\\ &w^{i,j}_{1-(((i-1)\operatorname{div}2^j)\bmod2)}\ \left[c^j_{1-((p\operatorname{div}2^j)\bmod2)}\right]^0_{p=n-1}\\ &w^{i,j}_{((i-1)\operatorname{div}2^j)\bmod2}\ \left[c^j_{(p\operatorname{div}2^j)\bmod2}\right]^{n-1}_{p=0}\\ &w^{i,j}_0\ \left[c^j_{I[p,j]}\right]^{l-1}_{p=0}\\ &w^{i,j}_1\ \left[c^j_{1-I[p,j]}\right]^{l-1}_{p=0}\end{aligned}$$

where $I[\ ]$ is a $n\times l$ identity matrix.

We have shown in [2] that "compare" operations, even when faulty, do not affect the state of the cell, so interleaving "write" operations with an arbitrary number of "compare" operations will not influence any state transitions resulting from "write" operations. Each cell (i,j), therefore, is subject to one of the following two sequences of write operations: $w_0w_1w_0w_0w_1$ or $w_1w_0w_1w_0w_1$. In the case of $n=2^l$, each of the initial three "write" operations is followed by $n/2$ "compare 0" operations

and $n/2$ "compare 1" operations. The order of "compare" operations depends on the column j in which the given cell is located, but can be treated as arbitrary. If $n < 2^l$, in the worst case, each of the initial three "write" operations will only be followed by a sequence of matching "compare" operations, i.e., a $w_0^{i,j}$ would precede a sequence of c_0^js or a $w_1^{i,j}$ would precede a sequence of c_1^js. The last two "write" operations are always followed by $l-1$ mismatching "compare" operations, where a w_0 precedes a c_1 and vice-versa, and a single matching "compare" operation, for all possible values of n and l. The order of occurrence of the single matching "compare" operation depends on the column j in which the given cell is located.

A sample verification of the presence of an elementary test is given as follows.

b-sa-0: According to Table II, a test that detects this fault is $w_0 w_\times c_0$. The sequence $w_0^{i,j} w_\times^{i,j}$ does not occur in $T_{G\&H}^{i,j}$. Since after the initial $w_0^{i,j}$ the cell finds itself in an indeterminate state, none of the subsequent "compare" operations can result in a dependable output.

The above analysis of the $T_{G\&H}$ test shows that, in the cell of Fig. 2, $T_{G\&H}$ does not reliably detect the b-sa-0 and $\bar{b}$-sa-0 faults. There are $2l$ b-sa-0 and $\bar{b}$-sa-0 faults in an n-word by l-bit CAM. Since there are $4n + 8l$ possible single faults in our fault model, $T_{G\&H}$ detects only $(1 - (l/(2n + 4l)))$. All (100%) of the faults are in the input stuck-at fault model. For example, in [5], for $n = 32$, $l = 29$, only 83.89% of the faults are detected.

We can modify the $T_{G\&H}$ test to achieve 100% fault coverage, under the assumption that $n \leq 2^l$. Since in the presence of the b-sa-0 and $\bar{b}$-sa-0 faults, a $w_\times$ forces the cell to a determinate but erroneous state, judicious insertion of $w_\times$ into $T_{G\&H}$ will assure detection of these faults. This augmented test, presented below, has length $11n + 2l$

$$\begin{aligned} T'_{G\&H} = {} & \left(w_k^i w_\times^i\right)^{1\downarrow n} \left(c_k\right)^{n\uparrow 1} \\ & \left(w_{\bar{k}}^i w_\times^i\right)^{1\downarrow n} \left(c_{\bar{k}}\right)^{n\uparrow 1} \\ & \left(w_k^i w_\times^i\right)^{1\uparrow n} \left(c_k\right)^{n\downarrow 1} \\ & \left(w_{0\ldots0}^i\right)^{\updownarrow} \left[c_{0^{j-1}10^{l-j}}\right]^{\leftrightarrow} \\ & \left(w_{1\ldots1}^i\right)^{\updownarrow} \left[c_{1^{j-1}01^{l-j}}\right]^{\leftrightarrow}. \end{aligned}$$

X. Summary

We have presented a formal framework for modeling and testing special-purpose memories. Our goal was to standardize fault models and to associate them with the specific design, functionality, and the underlying technology of memories. We strove to systematize the process of fault modeling, test development, evaluation, and verification.

We presented our framework using a special-purpose CMOS CAM cell as an example. For this CAM, we have considered fault types obtained from a circuit-level analysis: input stuck-at, state stuck-at, transistor stuck-(on/open), and bridging; for details see [1] and [29]. Although some of the considered faults resemble well-known functional faults (i.e., cell stuck-at, transition, and coupling), many have a distinct behavior. We have shown that for CMOS memories functional tests may not reliably detect up to 50% of faults and that parametric tests are necessary to obtain full coverage.

We have presented the construction of the $T_{S\&B}$ test, of length $7n + 2l + 9$, which detects all reliably testable faults in the considered CAM cell, under our fault models. The length of this test can be further reduced by means of design-for-testability (DFT) enhancements [30].

We have also shown how evaluation or verification of tests can be conducted within our framework. We have demonstrated that the $T_{G\&H}$ test originally developed for a different CAM cell [31] does not reliably detect the b-sa-0 and $\bar{b}$-sa-0 faults in the input stuck-at fault model. This test can be modified to achieve 100% fault coverage at the cost of increased length. Although we have evaluated this test only for input stuck-at faults, the results obtained indicate the necessity of utilizing fault models that reflect idiosyncrasies of cell designs.

This work has also opened several new avenues for future study. Application of this framework to other types of memories and existing tests, extraction of fault models from circuit simulations, and the development of more efficient test generation software are some of the possibilities.

Acknowledgment

The authors would like to thank K. Schultz formerly of Nortel Corporation's Memory Development Team and M. Sachdev of the Department of Electrical and Computer Engineering, University of Waterloo, for providing extensive information regarding various defects and their effects on the behavior of a CAM. They also express gratitude to all the members of the Maveric Group at the University of Waterloo for their insightful comments and suggestions.

References

[1] P. R. Sidorowicz, "Modeling and testing transistor faults in content addressable memories," in *Rec. IEEE Workshop Memory Technology, Design and Testing*, San Jose, CA, Aug. 1999, pp. 83–90.

[2] P. R. Sidorowicz and J. A. Brzozowski, "An approach to modeling and testing memories and its application to CAM's," in *IEEE VLSI Test Symp.*, Apr. 1998, pp. 411–416.

[3] ——, "Verification of CAM tests for input stuck-at faults," in *Rec. IEEE Workshop Memory Technology, Design and Testing*, Aug. 1998, pp. 76–82.

[4] A. J. van de Goor and S. Hamdioui, "Fault models and tests for two-port memories," in *IEEE VLSI Test Symp.*, Monterey, CA, Apr. 1998, pp. 401–410.

[5] S. Kornachuk, L. McNaughton, R. Gibbins, and B. Nadeau-Dostie, "A high speed embedded cache design with nonintrusive BIST," in *Rec. IEEE Workshop Memory Technology, Design and Testing IEEE*, Aug. 1994, pp. 40–45.

[6] A. J. van de Goor, *Testing Semiconductor Memories*. New York: Wiley, 1991.

[7] M. Sachdev, *Defect Oriented Testing for CMOS Analog and Digital Circuits*. New York: Kluwer, 1998.

[8] W. K. Al-Assadi, A. P. Jayasumana, and Y. K. Malaiya, "On fault modeling and testing of content-addressable memories," in *Rec. IEEE Workshop Memory Technology, Design and Testing*, Aug. 1994, pp. 78–83.

[9] K.-J Lim and C.-W. Wu, "Functional testing of content-addressable memories," in *Rec. IEEE Workshop Memory Technology, Design and Testing*, San Jose, CA, Aug. 1998, pp. 70–75.

[10] J. A. Brzozowski and H. Jürgensen, "A model for sequential machine testing and diagnosis," *J. Electronic Testing: Theory Applicat.*, vol. 3, pp. 219–234, 1992.

[11] S. J. Adams, M. J. Irwin, and R. M. Owens, "A parallel, general purpose CAM architecture," in *Proc. 4th MIT Conf. Advanced Res. VLSI*, 1986, pp. 51–71.

[12] M. Akata, S. Karube, T. Sakamoto, T. Saito, S. Wakasugi, S. Yoshida, H. Matsuno, and H. Shibata, "A scheduling content-addressable memory for ATM space-division switch control," in *Int. Solid-State Circuits Conf.*, 1991, pp. 244–245.
[13] H. Bergh, J. Eneland, and L.-E. Lundström, "A fault-tolerant associative memory with high-speed operation," *IEEE J. Solid-State Circuits*, vol. 25, pp. 912–919, Aug. 1990.
[14] J. D. Garside, S. Temple, and R. Mehra, "The AMULET2e cache system," in *Proc. Int. Symp. Advanced Res. Asynchronous Circuits Systems*, Mar. 1996, pp. 208–217.
[15] T. Hanyu, S. Aragaki, and T. Higuchi, "Functionally separated, multiple-valued content-addressable memory and its applications," *IEE Proc., Part G, Circuits, Devices and Systems*, vol. 142, no. 3, pp. 165–172, June 1995.
[16] S. M. S. Jalaleddine and L. G. Johnson, "Associative memory integrated circuit based on neural mutual inhibition," *IEE Proc., Part G, Circuits, Devices and Systems*, vol. 139, no. 4, pp. 445–449, Aug. 1992.
[17] H. Kadota, J. Miyake, Y. Nishimichi, H. Kudoh, and K. Kagawa, "An 8-kbit content-addressable and reentrant memory," *IEEE J. Solid-State Circuits*, vol. SC-20, pp. 951–957, Oct. 1985.
[18] D. Lamet and J. F. Frenzel, "Defect-tolerant cache memory design," in *IEEE VLSI Test Symp.*, 1994, pp. 159–163.
[19] A. J. McAuley and C. J. Cotton, "A self-testing reconfigurable CAM," *IEEE J. Solid-State Circuits*, vol. 26, pp. 257–261, Mar. 1991.
[20] T. Ogura, S. Yamada, and M. Tan-no, "A 20-kbit associative memory LSI for artificial intelligence machines," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1014–1020, Aug. 1989.
[21] Y.-C. Shin, R. Sridhar, V. Demjanenko, P. W. Palumbo, and S. N. Srihari, "A special-purpose content-addressable memory chip for real-time image processing," *IEEE J. Solid-State Circuits*, vol. 27, pp. 737–744, May 1992.
[22] L. R. Tamura, T.-S. Yang, D. E. Wingard, M. A. Horowitz, and B. A. Wooley, "A 4-ns BiCMOS translation-lookaside buffer," *IEEE J. Solid-State Circuits*, vol. 25, pp. 1093–1101, Oct. 1990.
[23] T. Ogura, S. Yamada, and T. Nikaido, "A 4-kbit associative memory LSI," *IEEE J. Solid-State Circuits*, vol. SC-20, pp. 1277–1282, Dec. 1985.
[24] K. J. Schultz, "CAM-Based circuits for ATM switching networks," Ph.D. dissertation, Univ. Toronto, 1996.
[25] P. Mazumder, J. H. Patel, and W. K. Fucks, "Methodologies for testing embedded content addressable memories," *IEEE Trans. Computer-Aided Design*, vol. 7, pp. 11–20, Jan. 1988.
[26] J. L. Mundy, J. F. Burgess, R. E. Joynson, and C. Neugebauer, "Low-cost associative memory," *IEEE J. Solid-State Circuits*, vol. SC-7, pp. 364–369, Oct. 1972.
[27] J. C. Wade and C. G. Sodini, "Dynamic cross-coupled bit-line content-addressable memory cell for high-density arrays," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 119–121, Feb. 1987.
[28] T. Yamagata, M. Mihara, T. Hamamoto, Y. Murai, T. Kobayashi, and M. Yamada, "A 288-kb fully parallel content addressable memory using a stacked-capacitor cell structure," *IEEE J. Solid-State Circuits*, vol. 27, pp. 1927–1933, Dec. 1992.
[29] P. R. Sidorowicz and J. A. Brzozowski, "Testing for input stuck-at faults in content-addressable memories," Univ. Waterloo, Tech. Rep. CS-98-02, 1998.
[30] P. R. Sidorowicz, "A formal framework for modeling and testing memories," Ph.D. dissertation, Univ. Waterloo, 2000.
[31] G. Giles and C. Hunter, "A methodology for testing content-addressable memories," in *Proc. Int. Test Conf.*, 1985, pp. 471–474.
[32] P. Mazumder, J. H. Patel, and W. K. Fucks, "Design and algorithms for parallel testing of random access and content addressable memories," in *Proc. ACM/IEEE Design Automation Conf.*, 1987, pp. 688–694.

Piotr R. Sidorowicz (S'98–M'99) received the B.A. and M.A. degrees in computer science from Queens College, City University of New York, in 1990 and 1992, respectively, and the Ph.D. in computer science from the University of Waterloo, Waterloo, Canada, in 2000.

From 2001 to 2002, he was a member of the R&D group at Atmos Corporation, where he was involved in the development of BISTDR solutions for the company's embedded 1-T RAM products. Currently, he is the principal consultant at Maveric Solutions. His research interests include realistic fault modeling, test evaluation, built-in self-test, self-diagnosis, and self-repair of memories.

Dr. Sidorowicz is a member of TTTC.

Janusz A. Brzozowski was born in 1935 in Warsaw, Poland. He received the B.A.Sc. and M.A.Sc. degrees in electrical engineering from the University of Toronto, Toronto, Canada, in 1957 and 1959, respectively, and the M.A. and Ph.D. degrees in electrical engineering from Princeton University, Princeton, NJ, in 1962.

He was an Assistant Professor from 1962 to 1965 and Associate Professor from 1965 to 1967, in the Department of Electrical Engineering, University of Ottawa. From 1967 to 1996, he was a Professor in the Department of Computer Science, University of Waterloo. In the periods 1978 to 1983 and 1987 to 1989, he was chair of that department. He has had visiting appointments at the University of California, Berkeley (1965–1966), University of Paris (1974–1975), University of São Paulo (1983), Kyoto University (1984), and Eindhoven University (1989–1990). In 1996, he received the title Distinguished Professor Emeritus from the University of Waterloo, where he is also an Adjunct Professor. He has published many papers in the areas of regular languages, finite automata, asynchronous circuits, and testing. He is coauthor of *Digital Networks* (Englewood Cliffs, NJ: Prentice-Hall, 1976), and of *Asynchronous Circuits* (New York: Springer-Verlag, 1995). His research interests include formal methods in computer science, asynchronous circuits, testing, automata and formal languages, and applications of algebra.