Practical approach to asynchronous gate networks

Prof. J.A. Brzozowski, Ph.D., and Prof. M. Yoeli, D.Sc.

Indexing terms: Asynchronous sequential logic, Logic design, Logic gates

Abstract

In analysing sequential gate networks one must take into account the propagation delay of each gate. In conventional methods, state variables are associated with feedback loops, and a flow table based on these variables is constructed. This flow table may be incorrect if hazards are present, and an additional complex analysis is required to obtain the correct behaviour. In this paper, we describe a model in which a state variable is associated with each gate. This leads to a conceptually simple one-pass analysis procedure. The model is applied to the analysis of complex commercial flip-flops.

1 Introduction

This paper is concerned with the analysis of practical asynchronous sequential gate networks. Frequently, methods associating state variables with feedback loops are used for the analysis of such networks. This in itself is not correct, as we demonstrate in Section 2, because the method effectively takes into account the delays of some of the gates only. In the conventional theory, one must also analyse the network for various types of hazards. The effect of each hazard must then be examined. The entire analysis is rather complicated and is not mathematically precise. Often the hazard analysis is treated as a 2nd-order effect and the primary stress is placed on races among the feedback variables. This is a misleading point of view because hazards may cause critical races in the overall network.

In this paper, we propose an alternative model in which we associate a state variable with each gate. This has in which we taking into account all the gate delays uniformly, and avoids the need for a multipass analysis based on various hazards. We demonstrate the feasibility of the model by analysing an edge-sensitive JK flip-flop.

2 Conventional analysis

A large number of books and papers on the theory of asynchronous gate networks use the following analysis method. Given the logic diagram of a gate network, choose a certain set of signals to constitute the state variables; namely, choose a set of lines such that cutting each line removes all feedback loops in the network. We will call the set of corresponding variables a feedback set. For example, in Fig. 1a all the feedback sets are \{0\}, \{v\}, and \{v, w\}. Usually, minimal sets are used; in this case, one would choose either \{0\} or \{w\}. If the line corresponding to w is cut as in Fig. 1b, there remains a combinational network. If we distinguish between the signals on the two ends of the cut line in Fig. 1b by calling them \(W\) and \(w\), we can think of \(w\) as a new input, \(W\) as a new output, and we find

\[ W = (wx)'x' = w + x' \]

The feedback variable \(w\) provides sufficient information to determine all the signals in the network of Fig. 1b (provided the input is also known), and \(w\) is indeed an 'internal-state' variable set for Fig. 1a. Note that \(v = (wx)'\).

The behaviour of a sequential network cannot be explained properly without taking into account the propagation delays of the gates. We assume here that line delays are negligible. In the conventional theory one delay is introduced for each line in the chosen feedback set. In our example we get Fig. 1c. This procedure is clearly equivalent to assuming that gate \(G_2\) has no delay whereas gate \(G_2\) has delay \(\Delta\). This assumption is not justified if we want a general analysis of Fig. 1a. In reality, every gate has a delay, and it is likely that both gates of Fig. 1a will have delays of similar magnitude. We now proceed to show that the approach of Fig. 1c yields misleading results.

In the conventional theory the network behaviour is explained with the aid of the excitation table, as in Fig. 2a, where we assume that \(a\) and \(w\) are the outputs. We show the outputs only for stable total states, for simplicity.

From Fig. 2a we find that, if \(N_1\) is started with \(x = 0\), it is forced to state \(w = 1\) with \(v = w = 1\). Next, when \(x\) changes arbitrarily \(w\) remains fixed at \(w = 1\).
A similar analysis with \( \bar{x} \) as the feedback set gives Fig. 2b. Here \( x = 0 \) forces \( N_i \) to \( \bar{v} = 1 \), again with \( v = w = 1 \). However, as \( x \) changes subsequently, it is clear that \( w = x' \).

We started with one network \( N_i \), analysed it using two different sets of feedback variables, and obtained two different input/output behaviours. Obviously, the two analyses are not equivalent. In fact, both are generally incorrect. More realistically, we should associate a propagation delay with each gate, as mentioned earlier. When this is done we obtain Fig. 2c. Obviously we get the same stable states as before, but the transitions are quite different. In fact, when \( x \) has been 0 and then changes to 1, there is a critical race, indicated by \( \ast \).

Discrepancies such as these between Fig. 2a and Fig. 2b are explained in the conventional theory with the aid of hazards. As an example, consider the network of Fig. 1b. When \( w = 1 \), \( x = 0 \) we have \( W = 1 \). Also, when \( w = 1 \), \( x = 1 \), we have \( v = 0 \) and \( W = 1 \). Thus, when \( x \) changes from 0 to 1, the output \( W \) should remain constant at \( W = 1 \). One easily verifies, however, that the network producing \( W = 0 \) has a ‘0-hazard’ during this transition. This is then interpreted as a warning that the corresponding transition in the flow table of Fig. 2a (from total state \( x = 0, w = 1 \) to total state \( x = 1, w = 1 \)) may be incorrect.

In summary, in the conventional theory one first performs an analysis using a minimal set of feedback variables, and must then check whether that analysis is applicable by performing a complex hazard analysis. In contrast to this, the analysis using one variable per gate requires no further verification, thus avoiding the necessity of a complicated analysis of hazard phenomena and its effects. Also our method is conceptually very simple and mathematically precise.

3 Realistic analysis of gate networks

In our model we assign a state variable with each gate output. We then obtain a flow table, similar to the conventional one, but one which correctly describes the entire network behaviour. To achieve this we also introduce mathematically precise models of races (see Section 4).

Note that line delays may be represented in our model by 1-input, 1-output identity gates. However, for simplicity, we neglect line delays in our examples.

In using the ‘one-variable-per-gate’ model, one encounters several difficulties due to the size of practical networks, such as commercial flip-flops which typically consist of 8–16 gates. First, excitation-table methods are completely out of the question for 2^16 gate-states. However, the number of stable states is usually very small. Secondly, the number of inputs to such flip-flops is typically five: Again 2^5 = 32 columns are undesirable. Often, sets of equivalent columns can be found we view the network of Fig. 3 as a proposed design for a positive-edge-triggered JK flip-flop, and our task is to verify that the designed network works properly.

The gate-excitation equations are

\[
Y_1 = (C_0 y_5 y_7) \quad Y_2 = (P_0 y_5 y_6) \\
Y_3 = (y_1 y_5) \quad Y_4 = (y_2 y_6) \\
Y_5 = (P_0 y_5 y_4 y_6) \quad Y_6 = (C_0 y_5 y_4 y_6) \\
Y_7 = (C_0 y_5 y_7) \quad Y_8 = (P_0 y_5 y_7)
\]

(1)

Note that these equations are listed in pairs, taking advantage of the symmetry.

Our first goal is to find all the stable states. We examine various inputs in turn. For example, if we set \( P_0 = C_0 = 0 \) and keep these inputs constant, we find

\[ y_1 = y_2 = y_3 = y_4 = y_6 = y_7 = y_8 = 1 \]

This in turn implies \( y_2 = y_6 = 0 \). Thus, for any input combination with \( P_0 = C_0 = 0 \) (eight input columns altogether), there is only one stable state \( A \neq 11001111 \). Thus, \( P_0 = C_0 = 0 \) is ‘forcing’ to \( A = 11001111 \).

Similarly we find

\[ P_0 = 0, C_0 = 1, \quad y = 1 \text{ is forcing to } B = 11101101, \]

\[ P_0 = 0, C_0 = 1, \quad y = 1 \text{ is forcing to } C = 11101001, \]

and by symmetry

\[ P_0 = 1, C_0 = 0, \quad y = 1 \text{ is forcing to } D = 11011110, \]

\[ P_0 = 1, C_0 = 0, \quad y = 1 \text{ is forcing to } E = 11011010 \]

When \( C_0 = P_0 = 1 \), no gate output is forced. Specifying also \( y = 0 \) forces \( y_5 = y_6 = 1 \), but the other variables are not determined. Further, if we add \( J = K = 0 \), we find \( y_1 = y_2 = 1 \), but the remaining variables are still not determined. At this point, we may pick the value of one of the gate variables and see whether a stable state exists with that value. It is preferable to pick a value that forces as many gates as possible. For example, we can choose \( y_3 = 0 \). Then, in addition to \( y_1 = y_2 = y_3 = y_4 = 1 \), we find \( y_5 = y_6 = 1 \) and \( y_7 = y_8 = 0 \). Thus, if there exists a stable state with \( y_3 = 0 \) for the input \( C_0 = P_0 = 1, \quad J = K = 0 \), that stable state must be \( 11101101 = B \). Using the excitation equations we verify that this state is indeed stable.

We must determine next whether any stable state with \( y_3 = 1 \) can exist for the given input. Recall that \( y_1, y_2, y_5, y_6 \) and \( y_8 \) are all forced to 1. Thus, \( y_3 = (P_0 y_5 y_6) \) must be 0, forcing \( y_1 = 1 \) and \( y_3 = 0 \). Again we verify that this state \( 11011110 = D \) is stable. In summary, for the input just examined, there are two stable states \( B \) and \( D \).

Repeating this type of analysis for the remaining input columns, we find the flow table of Fig. 4, disregarding the ‘*-entries. Thus, we have a reasonably manageable \( 7 \times 13 \) table instead of the \( 256 \times 32 \) excitation table. We remark here that analytical methods for solving sequential Boolean equations are, of course, applicable to the problem of finding stable states; however, these methods are quite laborious. Also, we may not dismiss this problem as easily programmable. One can enumerate all total states and check whether each is stable, but this would involve \( 2^{28} \times 2^8 \) computations for the network of Fig. 3. Consequently, this straightforward programming approach is not realistic. Of course, one can build heuristic short cuts into the program, in a way similar to what we are describing.

To complete the analysis we must now find the ‘*-entries. For the present, we assume that the \( J \) and \( K \) inputs will not change while the clock input \( y \) is changing. Thus, we postpone the computation of the entries marked ‘—’ in Fig. 5. Also the \( P_0 \) and \( C_0 \) inputs are intended to be the ‘asynchronous 0-PRESET and 0-CLEAR inputs’, namely, \( P_0 = 0, C_0 = 1 \) ‘presets’ the flip-flop, forcing \( Q = 0, \quad Q = 1 \), and \( P_0 = 1, C_0 = 0 \) ‘clears’ the flip-flop forcing \( Q \) = 1, \( Q = 0 \). The values \( P_0 = C_0 = 0 \) need not be used; this leads to the ‘don’t care’ entries marked ‘—’.

There now remain 24 transitions to be evaluated. This problem will be discussed in the next Section.

4 Races

The evaluation of unstable entries in our flow table will involve the study of complex races. We have dealt with various race models in detail elsewhere, and will adopt here the easily understood ‘general single winner’ (g.s.w.) model introduced there. We now define the model.

* ‘\( \ast \)’ stands for ‘is by definition’
Let the network have \( n \) binary inputs \( x_1, \ldots, x_n \) and \( s \) gates \( G_1, \ldots, G_s \). The ordered \( s \)-tuple \( y \) \((Y_1, \ldots, Y_s)\) is the gate state, the ordered \( n \)-tuple \( x \) \((x_1, \ldots, x_n)\) is the input state, and the ordered \( s \)-tuple \( Y \) \((Y_1, \ldots, Y_s)\) is the gate excitation, where \( Y_j \) is the value of the Boolean function \( f_j \) computed by \( G_j \) at \((x, y)\), i.e.,

\[
Y_j = f_j(x_1, \ldots, x_n, y_1, \ldots, y_s), \quad j = 1, \ldots, s.
\]

Our problem is to determine the possible \( y \)-states that can result when the network starts in total state \((x, y)\). We assume that \( x \) will be fixed. We use the following notation. For \( y = (y_1, \ldots, y_1, y_{i+1}, \ldots, y_s) \),

\[
y^{0j} \equiv (y_1, \ldots, y_i, y_j, \ldots, y_s).
\]

In other words, \( y^{0j} \) is \( y \) with the \( j \)th variable changed.

### Table

<table>
<thead>
<tr>
<th>Present State</th>
<th>( R_s = 0 )</th>
<th>( R_s = 1 )</th>
<th>( C_0 = 0 )</th>
<th>( C_0 = 1 )</th>
<th>JK</th>
<th>( \varepsilon = 0 )</th>
<th>( \varepsilon = 1 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>12345678</td>
<td>O = O ( \varepsilon = 1 )</td>
<td>O = O ( \varepsilon = 1 )</td>
<td>O = O ( \varepsilon = 1 )</td>
<td>O = O ( \varepsilon = 1 )</td>
<td>00</td>
<td>01</td>
<td>11</td>
</tr>
<tr>
<td>11001111 A</td>
<td>B C D E</td>
<td>B C D E</td>
<td>B C D E</td>
<td>B C D E</td>
<td>11</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>11101101 B</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>00</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>11110001 C</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>00</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>11011110 D</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>00</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>11011110 E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>00</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>11111110 F</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>A B C D E</td>
<td>00</td>
<td>01</td>
<td>01</td>
</tr>
</tbody>
</table>

### Forcing Inputs

| Next State, \( Q, \varepsilon \) |

**Fig. 4**

Flow table for network of Fig. 3.

For each input \( x \in \{0, 1\}^n \) define a binary relation \( R_x \) on the set \( \{0, 1\}^n \) of gate states as follows. Given \((x, y)\), compute \( Y = y \), then \( y R_x y \). Otherwise, for each \( j \) such that \( y_j \neq Y_j \), we have \( y R_x y^{0j} \). For example, if \( x = 110 \), \( y = 011 \) for some \( x \), then \( 110 R_x 010 \) and \( 110 R_x 111 \).

We now consider the relation diagram for \( R_x \). The nodes correspond to gate-states (elements of \( \{0, 1\}^s \)), and a directed edge leads from node \( y \) to node \( \overline{y} \) if \( y R_x \overline{y} \). If \( y R_x y \) then \((x, y)\) is a stable total state. Otherwise consider all directed paths in the relation diagram for \( R_x \) that start at node \( y \). Any such path reaches a cycle after a finite number of steps. If a cycle of length greater than 1 is found, there is an oscillation. In this paper we assume that oscillations do not occur. Thus, every cycle reached must be of length 1. If exactly one cycle (of length one) can be reached, the state corresponding to the node in the cycle is the unique stable state reached from \( y \) under input \( x \). If more than one cycle can be reached from \( y \), the situation represents a critical race. For further details see References 1 and 2.

The main point here is that for each \( (x, y) \) we have a unique entry in the flow table. This entry may be (i) \( y \) if \((x, y)\) is stable (ii) \( \overline{y} \) if only state \( \overline{y} \) can be reached from \( y \) under \( x \), or (c) \( \overline{y}'y \), indicating a critical race. The computation of these entries can be easily programmed.

Our flow table of a gate network is a table with rows corresponding to those gate states \( y \) that are stable for at least one input. The columns correspond to input \( n \)-tuples or sets of equivalent input \( n \)-tuples. The entries in the table are computed using the GSW model. Outputs are shown for stable states only.

In Fig. 5 we illustrate the evaluation of unstable entries for two of the transitions. The unstable variables are underlined and edges are labelled with the subscript of the changing variable. The remaining unstable entries are obtained similarly.

In Fig. 4, the portion of the flow table in double lines provides a verification of the 'synchronous' behaviour of the flip-flop. When \( \varepsilon = 0 \) and the flip-flop is originally set, it is in state \( B \) or \( F \). When the clock arrives and \( K = 0 \), the network goes to state \( C \) and does not change its \( Q \)-value. If \( K = 1 \) when the clock arrives, the network goes to state \( E \) or \( Q \) changes. Once the clock goes on, the state becomes independent of the \( J \) and \( K \) inputs. This feature is sometimes called 'data lockout', and because the \( J \) and \( K \) values present during the rising edge of the clock \( \varepsilon \) determine the future value of \( Q \), the flip-flop is called 'positive-edge-triggered'. When the clock falls, the new value of \( Q \) is remembered. Similar action takes place when the network was originally reset. Incidentally, the interested reader is referred to References 4 and 5 for a master-slave edge-sensitive flip-flop somewhat similar to the one we described above, the TTL unit 74110 with 16 gates.

To complete the analysis one should also evaluate the \( \overline{y} \) entries in Fig. 4, using the same race model. Since double input changes may occur in practice, their consequences should be known. We will return to these entries in the next section.

### Analysis with minimal feedback sets

As has been explained in Section 2, the stable states can be computed using a minimal set of feedback variables. We illustrate this now for the network of Fig. 3. One can verify that at least 3 variables are required to 'break' all the feedback loops. A possible

\[
P_0 = C_0 = 1, \varepsilon = 0, J = 0, K = 1
\]

\[
12345678
\]

\[
B = 110101101
\]

\[
101010101
\]

\[
101110101 + F
\]

\[
P_0 = C_0 = 1, \varepsilon = 1, J = 0, K = 1
\]

\[
12345678
\]

\[
F = 101110101
\]

\[
101101010
\]

\[
100101111 (race)
\]

\[
110101010 + E
\]

\[
(the race is not-critical)
\]

Fig. 5.

Examples of evaluating unstable entries.
The minimal set is \( \{y_1, y_6, y_7\} \). The other gate variables can be expressed as follows:

\[
\begin{align*}
y_3 &= (y_1, y_7) \\
y_8 &= (P_0 y_6 y_7) \\
y_9 &= (P_0 y_6 y_7) + (P_6 y_6 y_7) \\
y_4 &= (y_2 y_6)^T + (P_0 y_6 y_7) + (P_6 y_6 y_7) \\
y_5 &= (P_0 y_6 y_7) + (P_6 y_6 y_7) \\
y_7 &= (P_0 y_6 y_7) + (P_6 y_6 y_7)
\end{align*}
\]

Thus, under stable conditions, the next state can be expressed in terms of \( y_1, y_6, y_7, y_8, y_9, y_4, y_5 \) as follows:

\[
y_1 = (*01) (y_2) + (*01) (y_6) + (*01) (y_7) \\
y_2 = (*01) (y_6) + (*01) (y_7) \\
y_3 = (*01) (y_6) + (*01) (y_7) \\
y_4 = (*01) (y_6) + (*01) (y_7) \\
y_5 = (*01) (y_6) + (*01) (y_7) \\
y_6 = (*01) (y_6) + (*01) (y_7) \\
y_7 = (*01) (y_6) + (*01) (y_7)
\]

We can use our shortcut techniques as before, to compute the stable feedback states. Either way we find that the following feedback states are stable:

- \( C_0 = 0 \), \( \mathbf{a} \equiv 111 \)
- \( C_0 = 1, \mathbf{b} = 0 \), \( \mathbf{d} = 0 \)
- \( C_0 = 1, \mathbf{b} = 1 \)
- \( C_0 = 1, \mathbf{b} = 0 \), \( \mathbf{d} = 0 \)
- \( C_0 = 1, \mathbf{b} = 0 \), \( \mathbf{d} = 0 \)
- \( C_0 = 1, \mathbf{b} = 0 \), \( \mathbf{d} = 0 \)
- \( C_0 = 1, \mathbf{b} = 0 \), \( \mathbf{d} = 0 \)

This of course agrees with the table of Fig. 4, except that gate states \( A, D, E \) correspond to feedback state \( \mathbf{a} \) (since we are examining only a subset of the gate variables), \( B \) and \( F \) correspond to \( \mathbf{b} \), \( C \) corresponds to \( \mathbf{c} \) and \( G \) to \( \mathbf{d} \).

Now, for each stable total feedback state (i.e. input state together with feedback state) we can compute the values of \( y_2, y_3, y_4, y_5 \). For example, one easily checks that Fig. 6 happens to be a reduced version of Fig. 4.

One must be careful not to assume that the minimal feedback set model does not always yield the correct transitions.

### 6 Hazards reconsidered

In our direct approach to the analysis of a given gate network, hazards are taken into account implicitly. For a large network it may be more convenient to first decompose the network into a number of smaller parts, and then analyse the parts using our model. For example, we may have a combinational network driving a flip-flop. Then a hazard in the combinational network may cause the flip-flop to enter a wrong state. In this type of situation a hazard analysis would be needed.

We show how hazards can be detected in our model. Let us consider a network and simplify it. We can express the next state in terms of \( y_1, y_6, y_7, y_8, y_9, y_4, y_5 \) as follows:

\[
\begin{align*}
y_1 &= (*01) (y_2) + (*01) (y_6) + (*01) (y_7) \\
y_2 &= (*01) (y_6) + (*01) (y_7) \\
y_3 &= (*01) (y_6) + (*01) (y_7) \\
y_4 &= (*01) (y_6) + (*01) (y_7) \\
y_5 &= (*01) (y_6) + (*01) (y_7) \\
y_6 &= (*01) (y_6) + (*01) (y_7) \\
y_7 &= (*01) (y_6) + (*01) (y_7)
\end{align*}
\]

One must be careful not to assume that the minimal feedback set model does not always yield the correct transitions.

### 7 References

4. 'Digital bipolar circuits' (Signets International Corporation, 1972)
5. 'The TTL data book for design engineers' (Texas Instruments Inc., 1973)